For capturing a scene with light intensity varies over a wide range, high dynamic range image sensors are essential for an image sensor to provide distortion-free images. The logarithmic mode (log-mode) CMOS active pixel sensor (APS) provides a much wider dynamic range (>100dB) as compared with linear mode CMOS APS, however its much lower output voltage swing (~0.3V) makes high resolution A/D converter hard to realize. Moreover, the fixed pattern noise (FPN) in log-mode CMOS APS is hard to remove and results in low signal to noise ratio (SNR). Although the FPN reduction in log-mode APS has been proposed by storing the offset voltage in each pixel on a capacitor[1]; this approach increases circuit complexity and pixel size significantly. Using a parasitic PNP BJT fabricated by standard CMOS process to achieve a photo-current amplification is reported [2,3]. In this paper, re-investigation and optimization of a cell employing the parasitic PNP BJT to amplify photo-current is achieved to improve its output voltage swing and with a calibration transistor, the FPN of log-mode APS can be drastically reduced.
Introduction
For capturing a scene with light intensity varies over a wide range, high dynamic range image sensors are essential for an image sensor to provide distortion-free images. The logarithmic mode (log-mode) CMOS active pixel sensor (APS) provides a much wider dynamic range (>100dB) as compared with linear mode CMOS APS, however its much lower output voltage swing (~0.3V) makes high resolution A/D converter hard to realize. Moreover, the fixed pattern noise (FPN) in log-mode CMOS APS is hard to remove and results in low signal to noise ratio (SNR). Although the FPN reduction in log-mode APS has been proposed by storing the offset voltage in each pixel on a capacitor [1] ; this approach increases circuit complexity and pixel size significantly. Using a parasitic PNP BJT fabricated by standard CMOS process to achieve a photo-current amplification is reported [2, 3] . In this paper, re-investigation and optimization of a cell employing the parasitic PNP BJT to amplify photo-current is achieved to improve its output voltage swing and with a calibration transistor, the FPN of log-mode APS can be drastically reduced. Fig.1 shows the schematic structure of two parasitic PNP BJTs of a PMOSFET: a vertical PNP and a lateral PNP, where the gate is connected to V DD to turn-off the PMOSFET. The base and collector currents of the parasitic PNP BJT with V EB ranging from 0.1V to 0.8V are shown in Fig.2 . The N-well/P-sub serves as a photo-diode, and the photo-current generated in the n-well becomes the base current. The simulated current gain, β, of the combined PNP versus base current is shown in Fig.3 . The relationship between current gain and illumination intensity in fig.3 shows that the current gain is increased with illumination intensity at the most imaging application range. Significantly amplification of the photocurrent and hence improve the output voltage swing of a log-mode pixel can be obtained.
Photo-current Amplification by Parasitic PNP BJT

Sample Fabrication
The sample pixels are fabricated by the TSMC silicided 0.35-µm 2P4M standard CMOS logic process. The pixel size and fill factor are 13×13µm 2 and 50%. A 3200K tungsten-halogen lamp and integration sphere were used to provide uniform source of illumination. The targeted light illumination range is from 0.01 to 1000Lux for typical imaging applications. Fig.4 illustrates the equivalent circuit of log-mode pixel with parasitic PNP BJT. Comparing with conventional log-mode pixel (Case I), the difference between case II and case III is the gate of the PMOSFET is connected to V DD or tied to N-well. Fig.5 compares the measurement output characteristics of the three different cases. A voltage difference between V OUT1 and V OUT2 can be expressed as followed:
Experiment Results and Discussions
(2) Where n is gate efficiency factor, V T is the thermal voltage, I o is a constant and I leak is the leakage current of the output node. Assume I photo >>I leak and n=1, so V OUT1 -V OUT2 =V T ×lnβ. From Fig.5 , it is obvious that the output voltage swing of Case I and Case II is almost the same at the targeted illumination range.
Under very low illumination, when I photo is comparable with I leak , the output voltage swing of Case II is increased as revealed in Fig.6 ; nevertheless, it is out of the targeted illumination range. The circuit schematic of CaseIII was reported to amplify the current gain [3] , so the output voltage swing is increased by 2X as compared with case I. A 0.2V DC voltage offset is found between Case II and Case III at low illumination as a result of a conduction current of the PMOSFET when its gate is tied to N-well. Fig.7 shows a new log-mode APS contains a calibration transistor (M 4 ) between source of M 1 and base of the parasitic PNP BJT. The M 4 can both reset the photo-diode and help FPN reduction with a CDS operation. During reset, M4 is turn-on, the base and emitter of the PNP BJT is reset to V DD -V th-M1 and makes V EB =0, hence, the PNP BJT is turn-off. During integration, if the voltage drop of the photo-diode is large enough to forward bias the emitter-base junction of the PNP BJT, the V OUT4 will follow a logarithmic relation same as the PNP amplification log-mode pixel. Fig.8 shows the measurement results of the output voltage of this new log-mode APS during an integration period. With the increasing of illumination intensity, the output characteristic of this cell is transferred from linear-mode to log-mode. The output response of this pixel shown in Fig.9 operates in two modes, linear-mode at low light intensity and log-mode at high light intensity. A wide range of illumination intensity measurement of the novel cell is shown in Fig.10 , where the illumination intensity is in logarithmic-scale. As compared with the old designs of Fig.4 , this novel cell offers both high output swing at the targeted illumination range and high sensitivity of low illumination which can greatly increases the SNR performance.
The addition of M 4 allows the novel cell to be reset the photodiode unlike conventional log-mode pixels. However, a threshold voltage mismatch between M1 and M4 will lead to V EB ≠0 during reset, which results in a different turn-on time of the parasitic PNP BJT. Therefore, middle V th of M4 is preferable to avoid this problem. The cumulative probabilities of measured FPN of the novel and conventional log-mode pixels are shown in Fig.11 . The output voltage variation of the novel cell can be dramatically reduced to less than 10mV, which is an order of magnitude lower than conventional log-mode (~90mV). The pixel performance comparison of the novel and previously reported log-mode APS of the targeted illumination range are summarized in Table I .
Conclusions
Logarithmic-response CMOS image sensors provide the desirable attribute of wide dynamic range even with supply voltage scaling. In this work, we propose a novel image sensor cell with parasitic PNP BJT to improve its output voltage swing and with a calibration transistor to reduce fixed pattern noise. The measurement results of pixels fabricated by 0.35µm CMOS logic process demonstrates that, the output voltage swing of this cell is enhanced by 4X and FPN of a cell array can be reduced by 10X.
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